

## RESUME

**N R SIVARAAJ,**  
C/O R D Chandrasekar,  
6A1, Bye Pass Road South,  
Anbu Raj Tex back side,  
Arima Nagar,  
Komarapalayam.  
Namakkal-638183.



EMAIL ID : nrsivaraaj@gmail.com  
MOBILE NO : 9944065854,8526661406.

### CAREER OBJECTIVE:

Seeking a modern & challenging environment that encourage in learning &creativity of new things , to develop my knowledge which help the concern and to take my job in a sportive manner.

### ACADEMIC CHRONICLE:

COURSE	INSTITUTION	UNIVERSITY/ BOARD	YEAR OF PASSING	PERCENTAGE OF MARKS
ME(VLSI DESIGN)	Sona College of Technology, Salem.	Anna university, Coimbatore.	2010	8.45(CGPA)
MBA (HR)	School of Distance Education	Bharathiar University	2010	58.5
B.E.( EEE)	Nandha Engineering College, Erode-52.	Anna University, Chennai.	2008	67
H.S.L.C	Govt.Higher Secondary School, Chennampetti.	State	2003	77
S.S.L.C	Govt.Higher Secondary School, Chennampetti	State	2001	83

### EXPERIENCE:

S.NO	INSTITUTION NAME	JOINING DATE	RELIEVING DATE	EXPERIENCE		
				YEARS	MONTHS	DAYS
1	JAYALAKSHMI INSTITUTE OF TECH, THOPPUR.	28.06.2010	04.04.2016	5	9	7
2	AVS ENGINEERING COLLEGE, SALEM-3.	20.06.2016	23.3.2019	2	9	3
<b>TOTAL</b>				8	6	10

**AREA OF INTEREST:**

✓ VLSI DESIGN TECHNIQUES.

**PAPER HANDLED:**

S.NO	PAPER TITLE	PERCENTAGE PRODUCED
1	DIGITAL ELECTRONICS	96% , 98%
2	DIGITAL PRINCIPAL SYSTEM DESIGN	96% , 93%
3	VLSI DESIGN	100% ,96%, 93%
4	DIGITAL LOGIC CIRCUITS	94%
5	EMBEDDED SYSTEMS	100%,100%
6	EMBEDDED AND REAL TIME SYSTEMS	100%
7	LINEAR INTEGRATED CIRCUITS	97%
8	MICROPROCESSOR AND CONTROLLER	94%
9	ELCTRONICS AND MICROPROCESSOR	96%,93%
10	COMPUTER ARCHITECTURE AND ORGANIZATION	86%
11	OPTICAL COMMUNICATION AND NETWORKS	98%
12	ELECTRONIC CIRCUITS-I	80%
13	CONTROL SYSTEM ENGINERRING	85%

**LAB HANDLED:**

1. DIGITAL ELECTRONICS LAB
2. DIGITAL LAB
3. VLSI DESIGN LAB
4. ELETRONICS AND MICROPROCESSOR LAB
5. ELECTRONIC SYSTEM DESIGN LAB
6. LINEAR INTEGRATED CIRCUITS LAB
7. ENGINEERING PRACTICES LAB
8. EMBEDDED SYSTEM LAB

**ACADEMIC PROJECT:**

- ✓ UG: CAN Based Power Factor Correction Using Harmonic capacitor banks and filters
- ✓ PG: Low Power MAP Algorithm For WIMAX CTC Decoder.

**INPLANT TRAINING:**

CONCERN NAME : EVEREST FABRICS IN WINDMILL SESSION  
LOCATION : Pollachi.

**JOURNELS:**

- ✓ Paper Published in a Journal “Automatic Control of Human Rate and Blood Pressure Using Tilt Abend Mechanism” International Research Journal In Advanced Engineering And Technology (IRJAET), ISSN : 2454-4752 Vol. 1, Issue 4, pp.253 - 258, November, 2015
- ✓ Paper Published in a Journal “ Agricultural Monitoring Remote Sensor Using Machine To Machine Communication” International Research Journal In Advanced Engineering

And Technology (IRJAET), ISSN (PRINT) : 2454-4744 , Vol. 1, Issue 4, pp.304 - 308, November, 2015

- ✓ Paper Published in a Journal “A novelty method of security camera monitoring and street light control using embedded system” has been accepted for publication in the Asian Journal of Science and Applied Technology (AJSAT), Vol.6, No.1, Jan-June 2017.
- ✓ Paper Published in a Journal “Low power and high performance CSKA operating under a wide range of supply voltage levels” Journal of Recent Research in Engineering and Technology, 4(6), June 2017, PP.52-58.
- ✓ Paper Published in a Journal “Modeling of latitude and longitude for child tracking using GPS and GSM” International Research Journal In Advanced Engineering And Technology (IRJAET), Vol.2, issue 1, PP 1-4, march 2018.
- ✓ Paper Published in a Journal “Configurable Joint Detection Algorithm for MIMO Wireless Communication System” International Research Journal of Innovations in Engineering and Technology (IRJIET) ISSN (online): 2581-3048 Volume 2, Issue 1, pp 10-14, March-2018.

#### **CONFERENCES:**

- ✓ Presented the paper under the title “low power map algorithm for wimax ctc decoder” in the national conference on ‘advanced telecommunication technologies nccatt’10’ organized by K.S.Rangasamy College of Engineering Tiruchengode.
- ✓ Presented the paper under the title “Design of Two-Dimensional fast lifting wavelet scheme for image compression” in the national conference on ‘MODERN TRENDS IN CIRCUIT ENGINEERING on 09<sup>th</sup> march 2012’ organized by Varuvan Vadivelan Insitute of technology, Dharmapuri.
- ✓ Presented the paper under the title “Dynamic power management for the iterative decoding of error correcting codes” in the national conference on “NCRAIT’1”on 13<sup>th</sup> march 2013 organized by K.S.Rangasamy College of Engineering Tiruchengode.
- ✓ Presented the paper under the title “Smart Library System Management by using RFID” in the national conference on “CONTIT 2017 ”on 28<sup>th</sup> April 2017 organized by AVS College of Technology,Salem-6.

#### **WORKSHOPS AND SEMINAR:**

- ✓ Attended the one day national workshop on “Mentor Graphics Based VLSI Design Flow” organized by Anna University Coimbatore
- ✓ Attended a one day national workshop on “Hands-on Application Development on Wireless Sensor Networks” organized by Velalar college of Engineering and Technology.

- ✓ Attended a one day national workshop on “MATHCAD” organized by knowledge Institute of Technology.
- ✓ Attended a one week workshop on “INTRODUCTION TO ZOS workshop ” organized by **IBM BANGLORE**.
- ✓ Attended a one day national workshop on “Research Methodologies and Publications ” organized by Arunai engineering college,Tiruvannamalai.
- ✓ Attended a one day national workshop on “Simulation & Analysis of Wireless Networks Using NS-2 Tool A Beginners Approach” organized by Kongu Engineering College.
- ✓ Attended a one day national workshop on “Reconfigurable technology and its applications” organized by Sona College Of Technology.
- ✓ Attended a one week ISTE workshop on “ANALOG ELCTRONICS” workshop for coordinators conducted under National Mission on Education Through ICT by MHRD at IIT Kharagpur organized by Indian Institute of Technology –Kharagpur.
- ✓ Attended a Two week ISTE workshop on “Signals & Systems” workshop for coordinators conducted under National Mission on Education Through ICT by MHRD at IIT Kharagpur organized by Indian Institute of Technology –Kharagpur participated in Jayalakshmi Institute of Technology campus.
- ✓ Attended a Three days FACULTY INDUCTION PROGRAMME on “MILESTONE EVENT’2K11” organized by Jayalakshmi Institute of Technology.
- ✓ Attended a Two days ISRO Sponsored Seminar on “Research Focus on Nano satellite Technology and its Applications” conducted by Pavai College of Technology.

### **SOFTWARE SKILLS:**

Operating system : WINDOWS9X, 2000, XP, WINDOWS 2007.

Languages known : Basics of C & C++, Xilinx, Code Composer, Quartus.

Database : MS Access.

### **COCURRICULAR ACTIVITIES:**

- ✓ Organizer for National Level Technical Symposium “Radix ‘04”
- ✓ Organized by One Day National LEVEL workshop “Computer Communication Network” in JIT.
- ✓ Conducted National Mission on education through ICT (MHRD,Govt.of India)workshop on “ANALOG ELCTRONICS” organized by Indian Institute of Technology –Kharagpur in Jit campus with 62 staff members.
- ✓ Centre coordinator for “AAKASH projects –IIT -BOMBAY”

**PERSONAL PROFILE:**

Name : **N R SIVARAAJ.**  
Father's name : Mr.S.Raja.  
Age & date of birth : 35 yrs, 06-April-1985.  
Nationality : Indian.  
Languages known : English & Tamil.  
Family Status : Married & One Son.

**REFERENCE:**

**Dr.S.RAGUNATHAN ME.,Phd.,**  
PRINCIPAL,  
AVS ENGINEERING COLLEGE,  
SALEM-3.  
PH:9443663931

**DECLARATION:**

I, hereby declare that the above statements are true to the best of my knowledge and belief.

Place : KOMARAPALAYAM  
Date :

(N R SIVARAAJ)